Abstract -This paper presents a low power regulator design for RFID application using 65nm CMOS technology. The design consists of two parts: a reference generator with temperature compensation, and a low power LDO regulator. Most of MOSFET transistors in the design operate at subthreshold region for low power dissipation. Simulation results show that the proposed regulator is capable of operating within a wide range of supply voltage (from 1.1V to 2.5V) and temperature (from -30°C to 50°C), with the total quiescent current of as low as 63.8nA at room temperature.
I. INTRODUCTION
Radio-frequency identification (RFID) is one of the most widely used technologies for many applications such as sensor networks, supply-chain management, and security systems. Typically, an RFID system consists of tags, readers as well as a host computer. RFID tag is an IC chip that contains a unique ID and information to be communicated with RFID readers. The challenge for such the tag design is to achieve ultra-low power consumption. Voltage regulator is an important element of the tag that generates a regulated voltage supply to its RF front-end and digital circuits.
A low-dropout (LDO) voltage regulator is generally desirable for RFID application [9] , but it requires a reference voltage for a suitable level of the output. Since the supply voltage provided by the rectifier usually contains some ripple/variation, and varies with temperature, an ideal reference voltage generator is expected to achieve a constant dc voltage level independent of temperature as well as the amount of power received by the antenna. Many reference circuits have been proposed. Some voltage references are designed to reduce the temperature coefficient (or TC) [4] , but they only work at room temperature with high power consumption. Others utilize the properties of MOS transistors in subthreshold region [5] in order to achieve zero TC by adjusting the aspect ratio of transistors. However, for sub-microwatt operation, these circuits require resistors with large resistance values. Zero TC can also be obtained by using both NMOS and PMOS transistors with the increased area cost [6, 7] .
The existing regulators have been designed to suppress the supply voltage ripple by using low-voltage cascade selfbias current source, and to reduce the temperature variation by using bipolar transistors [1] . But they consume more power and larger chip area due to bipolar transistors and resistors being used. While an ultra-low-power series voltage regulator was also proposed [2] , the circuit can only work with a low load current with no compensation for the temperature effect. A CMOS voltage regulator for passive RFID tag ICs was discussed in [3] with low TC but high power dissipation.
This work proposes an ultra-low power voltage regulator that is able to work under a quiescent current of up to 100nA, and compensate the variations of supply voltage and loading current with zero TC. The regulator consists of CMOS transistors only, which operate at subthreshold region for low power consumption. The rest of the paper is organized as follows. Section II shows the circuit implementation and optimization. Section III presents simulation results with analysis, and Section V concludes the paper.
II. CIRCUIT IMPLEMENTATION AND OPTIMIZATION

A. Sub 1-V reference voltage generator
The schematic of the reference voltage generator is shown in Fig. 1 , which is a variant of the generator proposed in [8, 9] . The circuit can be divided into two parts: current source subcircuit and bias voltage subcircuit. The former generates a bias current (I CS ), while the latter accepts I CS and produces the output voltage (V ref ). Under a small supply voltage, most transistors will work in subthreshold region (except M R which operates in deep-triode region). The characteristic equation of a transistor operating in subthreshold region can be expressed as [8] 
(1) where K is the aspect ratio (W/L) of a transistor, and are gate-source and drain-source voltage, respectively, VT is the thermal voltage, and η, µ and are the subthreshold slope factor, carrier mobility and gate-oxide capacitance, respectively.
The reference voltage can be expressed as (note: the currents in M 4 and M 6 are 3I CS and 2I CS , respectively)
Since V TH and V T have the opposite temperature coefficient (TC), eq. (2) can produce a constant reference voltage with zero TC when the transistors are sized properly.
Optimization for the current source subcircuit is to minimize the effect of supply voltage variation on I CS while reducing I CS . As the I CS has direct impact on V , a stable I CS would be desirable. Optimization for the bias voltage subcircuit is to achieve zero TC on V ref while ensuring the operation at high temperature. First, we investigate the effect of DIBL on the current I CS . By considering the DIBL (drain induction barrier lowering) effect on PMOS-transistor current mirror, we can express the ratio (m) between the output and input current of the current mirror as
where is the DIBL coefficient for PMOS transistor, and V DD and V are the supply voltage and the voltage across diode-connected PMOS transistor, respectively. When V DD varies between its maximum and minimum value, m would change between and , causing the current variation. Thus, the variation of I CS due to DIBL effect can be approximated as
The similar analysis also applies to the NMOS current controller which consists of M , M and M R . In this case, the current I CS variation can be approximated as
where is the DIBL coefficient for NMOS transistor. For large variation of supply voltage, the use of cascade current mirrors is inevitable for a stable current but with reduced dynamic range.
From (4) and (5), the ratio K /K has a significant impact on the stability of I CS . Fig. 2 shows the simulation result for I CS variation with different K K ⁄ ratio. It can be seen from the figure that reducing the width of M (i. e. , W in the figure) also improves the I CS variation. On the other hand, the maximum operation voltage depends on the aspect ratio (or W 1 ) of M 1 . Fig. 3 shows the effects of supply voltage and W 1 on I CS . In order to have higher operational voltage, W has to be small enough. In this work, the ratio K K ⁄ is set to 1.5 and W to 0.2μm. While the aspect ratios of transistors M ~ M have to be fine-tuned to satisfy the design objectives, their approximate values can be determined using (2) . Due to the small current in these transistors, their length has to be large enough to keep the voltage V close to V TH (i.e., the transistor threshold voltage at T = 0K), especially for high-temperature operation. Otherwise, the minimum operation voltage would increase to an unaccepted level. Our simulation shows that the minimum length for these transistors to operate at 50°C is 20μm.
B. Series Voltage Regulator
The schematic of LDO is shown in Fig. 4 , where the OPA compares the feedback signal from V with V before producing an error signal to drive the pass device M P for the constant V . The feedback signal is generated by a voltage divider, which consist of four diodeconnected transistors (i.e., M F ~ M F ).
The stability of V strongly depends on the bias current I SS of the OPA, as shown in the following equation: where g D r ||r represents the voltage gain of the differential amplifier. The effect of load current on the regulated voltage (load regulation) can be approximated as
From (7) and (8), a high voltage gain of the amplifier with large channel length for transistors and will help improve both LIR and LOR. In addition, the output resistance of the pass device can be reduced by using short channel PMOS transistor. Based on the above considerations, we chose the sizes for all transistors in the proposed voltage regulator, as summarized in Table I . 
III. SIMULATION RESULTS
The proposed voltage regulator is implemented in 65nm CMOS technology. Fig. 7 . With the supply voltage of 1.5V, the load regulation is estimated to be 6.573mV/50μA. Table  II summarizes the performance comparison of the proposed voltage regulator with previous works.
IV. CONCLUSION
We have proposed and implemented a low-power lowvoltage regulator for RFID application in 65nm CMOS technology. The regulator with a stable voltage reference eliminates the effects of supply voltage ripple and temperature variation. With the optimization through transistor sizing, the line regulation and load regulation of the circuit are 4.06mV/V and 6.573mV/50μA, respectively, with the temperature coefficient of 21.7ppm/°C. The total quiescent current is 63.8nA at room temperature. 
